EE 330 Homework Assignment 4 Spring 2024 (Due Friday Feb 9 at noon)

Note: Key characteristics of two different processes are appended at the end of this assignment.

- Problem 1 3.1 of Weste and Harris (WH)
- Problem 2 3.2 of WH
- Problem 3 If a transistor of length 7nm and width 14nm has a gate oxide thickness of 25A°, how many silicon dioxide molecules will be needed for the gate oxide?
- Problem 4 A section of global interconnect (See Fig. 3.12 of WH) is shown below where the SiO₂ insulating material has been removed. If this interconnect were made of aluminum and is 1000µm long, 20nm wide, and 40nm thick, what would be the resistance of the interconnect?



Problem 5 3.5 of WH

value is 8 pF.

- Problem 6 How many 12 inch wafers can be obtained from a 2m silicon pull? Assume the kerf width when a wire saw is used is to cut the wafers is 150µm. In solving this problem, state and use a typical value for the wafer thickness.
- Problem 7 A first-order RC filter is shown. The 3-dB band edge of this filter is given by $\omega_{3dB} = \frac{1}{RC}$. Assume Poly 1 with a silicide block is used to make the resistor and the capacitor is a Poly Insulator Substrate capacitor. This filter is to be fabricated in the TSMC 0.18µ CMOS process that is characterized by the parameters attached to this assignment. a) Design this circuit and estimate the area required to implement this filter in your design if the 3dB band edge is to be located at 1K Hz and the capacitor

b) If the resistor is too big or the capacitor is too big, the area required to realize this filter becomes very large. Determine the value of R and C that will minimize the total area and compare the area required for the "minimal area" design with that you required in part a). Use a serpentine layout for the resistor.



Problem 8 Consider the layout of a transistor shown below where red is polysilicon and green is n-active. Rulers with dimensions in µm are shown.



- a) What is the drawn length and width of the transistor?
- b) Assume positive photoresist is used pattern the polysilicon region to protect it during the polysilicon etch. If the photoresist is under-exposed so that the edges move by 0.1µm from the desired location and the photoresist development is perfect, and the polysilicon is under-etched so that the edges move by 0.1µm, what will be the actual length and width of the transistor? (neglect any lateral diffusion that may occur)
- c) Repeat part b) if negative photoresist is used.
- Problem 9 An aluminum interconnect 250μ m long and 2μ m wide has a measured resistance of 25Ω . Determine the thickness of the aluminum interconnect and the sheet resistance. If a copper interconnect has the same thickness and the same width

as the aluminum interconnect, how long would it be if it also had the same resistance?

Problem 10 Thermal oxide growth of field oxide causes the wafer surface to become somewhat nonplanar. If 5000Å of field oxide is thermally grown, what is the difference in the thickness of the wafer between regions where field oxide is present and where it is absent. In solving this problem, state and use a typical value for the wafer thickness.

Measured Parameters for an ON $0.5 \mu m$ CMOS Process

3.0/0.6

MINIMUM

Vth	5.0	,0.0	0.7	8 -0	0.93	vol	ts		
SHORT Idss Vth Vpt	20.	0/0.6	439 0.6 10.0	-238 9 -(-10	3 0.90 0.0	uA/ vol vol	um ts ts		
WIDE Ids0	20.	0/0.6	< 2.5	< 2	2.5	pA/	um		
LARGE Vth Vjbkd Ijlk Gamma	50/	50	0.7 11.4 <50.0 0.5	0 -(-1: <5(0 (0.95 1.7 0.0 0.58	vol vol pA V^0	ts ts		
K' (Uo*Cox/2) Low-field Mobility			56.9 474.5	-18 7 153	8.4 3.46	uA/ cm^	V^2 2/V*s	5	
COMMENTS: XL_AMI_C5F									
FOX TRANSISTORS Vth	GAI Pol	'Е У	N+ACTIV >15.0	YE P+AC <-15	rive 5.0	UNI vol	TS ts		
PROCESS PARAMETERS I Sheet Resistance Contact Resistance Gate Oxide Thickness	N+ACTV 82.7 56.2 144	P+ACTV 103.2 118.4	POLY 21.7 14.6	PLY2_HR 984	POI 39. 24.	7 0	MTL1 0.09	MTL2 0.09 0.78 ang	UNITS ohms/sq ohms gstrom
PROCESS PARAMETERS Sheet Resistance Contact Resistance		MTL3 0.05 0.78	N\PLY 824	N_WI 815	ELL 5	UNI ohm ohm	TS ns/sq ns		
COMMENTS: N\POLY is N-7	well un	der pol	lysilicc	on.					
CAPACITANCE PARAMETERS Area (substrate) Area (N+active) Area (P+active)	N+ACTV 429	7 P+ACTV 721	V POLY 82 2401 2308	POLY2	M1 32 36	M2 17 16	M3 10 12	N_WELL 40	UNITS aF/um^2 aF/um^2
Area (poly) Area (poly2) Area (metall)			2300	864	61 53	17 34	9 13		aF/um^2 aF/um^2 aF/um^2
Area (metal2) Fringe (substrate) Fringe (poly) Fringe (metal1) Fringe (metal2)	311	256			74 53	58 40 55	32 39 28 32 48		aF/um^2 aF/um aF/um aF/um aF/um
Overlap (N+active) Overlap (P+active)			206 278						aF/um aF/um

MOSIS WAFER ACCEPTANCE TESTS for TSMC 0.18µm CMOS Process

RUN:	T4BK	(MM_NON-	EPI_	THK-MTL)	VENDOR:	TSMC		
TECHN	JOLOGY	: SCN018		_	FEATURE	SIZE:	0.18	microns

INTRODUCTION: This report contains the lot average results obtained by MOSIS from measurements of MOSIS test structures on each wafer of this fabrication lot. SPICE parameters obtained from similar measurements on a selected wafer are also attached.

COMMENTS: DSCN6M018 TSMC

TRANSISTOR PARAMETERS	W/L	N-CHANNEL P-	CHANNEL	UNITS
MINIMUM	0.27/0.18	0.50	-0 53	volte
V CII		0.00	-0.00	VOICS
SHORT	20.0/0.18			
Idss		571	-266	uA/um
Vth		0.51	-0.53	volts
Vpt		4.7	-5.5	volts
WIDE	20.0/0.18			
Ids0		22.0	-5.6	pA/um
LARGE	50/50			
Vth		0.42	-0.41	volts
Vjbkd		3.1	-4.1	volts
Ijlk		<50.0	<50.0	рА
K' (Uo*Cox/2)		171.8	-36.3	uA/V^2
Low-field Mobility		398.02	84.10	cm^2/V*s

COMMENTS: Poly bias varies with design technology. To account for mask bias use the appropriate value for the parameters XL and XW in your SPICE model card.

	Desi	gn Tecl	hnology	XL	(um)	XW (um)			
	SCN6	M_DEEP	lambd) thi	la=0.09) .ck oxid	le	0.0)0)0	-0.01 -0.01	
	SCN6	M_SUBM	(lambd thi	la=0.10) .ck oxid	le	-0.0 -0.0)2)2	0.00	
FOX TRANSISTORS Vth	G. P	ATE oly	N+AC >	CTIVE F 6.6	P+ACTIVE <-6.6	UNITS volts			
PROCESS PARAMETERS Sheet Resistance Contact Resistance Gate Oxide Thickness	^{N+} 6.6 10.1 40	₽+ 7.5 10.6	POLY 7.7 9.3	N+BLK 61.0	PLY+BLK 317.1	M1 0.08	м2 0.08 4.18	UNITS ohms/sq ohms angstrom	
PROCESS PARAMETERS Sheet Resistance Contact Resistance COMMENTS: BLK is sili	M3 0.08 8.97 cide b	POLY_1 991.: lock.	HRI 5	^{M4} 0.08 14.09	м5 0.08 18.84	м6 0.01 21.44	ℕ_₩ 941	UNITS ohms/sq ohms	

CAPACITANCE PARAMETERS

	N+	P+	POLY	M1	M2	М3	M4	M5	M6	R_W	D_N_W	M5P	N_W	UNITS
Area (substrate)	998	1152	103	39	19	13	9	8	3		129		127	aF/um^2
Area (N+active)			8566	54	21	14	11	10	9					aF/um^2
Area (P+active)			8324											aF/um^2
Area (poly)				64	18	10	7	6	5					aF/um^2
Area (metal1)					44	16	10	7	5					aF/um^2
Area (metal2)						38	15	9	7					aF/um^2
Area (metal3)							40	15	9					aF/um^2
Area (metal4)								37	14					aF/um^2
Area (metal5)	~ ~ -								36			1003		aF/um^2
Area (r well)	987													aF/um ²
Area (d well)	400									574				aF/um^2
Area (no well)	139	204		40	64		40	25						aF/um^2
Fringe (substrate) 244	201		10	20	20	43	20	10					ar/um
Fringe (poly)				09	59	29	24	21	21					ar/um
Fringe (metal2)					01	54	37	23	21					aF/um
Fringe (metal2)						54	56	21	24					aF/um
Fringe (metal4)							50	58	40					aF/um
Fringe (metal5)									61					aF/um
Overlap (P+active	e)		652						• •					aF/um
	-,													
CIRCUIT PARA	МЕТЕ	ERS			U	NITS								

			-
Inverters	K		
Vinv	1.0	0.74	volts
Vinv	1.5	0.78	volts
Vol (100 uA)	2.0	0.08	volts
Voh (100 uÅ)	2.0	1.63	volts
Vinv	2.0	0.82	volts
Gain	2.0	-23.33	
Ring Oscillator Fre	eq.		
D1024_THK (31-9	stg,3.3V)	338.22	MHz
DIV1024 (31-stg,	1.8V)	402.84	MHz
Ring Oscillator Po	wer		
D1024_THK (31-9	stg,3.3V)	0.07	uW/MHz/gate
DIV1024 (31-stg,	1.8V)	0.02	uW/MHz/gate

COMMENTS: DEEP_SUBMICRON

* LOT: T4	lBŀ	ζ	WAF:	3(04			
* Tempera	atu	re parameters=	Default					
.MODEL CN	105	SN NMOS (LEVEL	=	49
+VERSION	=	3.1	TNOM	=	27	TOX	=	4E-9
+XJ	=	1E-7	NCH	=	2.3549E17	VTH0	=	0.3662648
+K1	=	0.5802748	K2	=	3.124029E-3	KЗ	=	1E-3
+КЗВ	=	3.3886871	WO	=	1E-7	NLX	=	1.766159E-7
+DVTOW	=	0	DVT1W	=	0	DVT2W	=	0
+DVT0	=	1.2312416	DVT1	=	0.3849841	DVT2	=	0.0161351
+U0	=	265.1889031	UA	=	-1.506402E-9	UB	=	2.489393E-18
+UC	=	5.621884E-11	VSAT	=	1.017932E5	AO	=	2
+AGS	=	0.4543117	в0	=	3.433489E-7	B1	=	5E-6
+KETA	=	-0.0127714	A1	=	1.158074E-3	A2	=	1
+RDSW	=	136.5582806	PRWG	=	0.5	PRWB	=	-0.2
+WR	=	1	WINT	=	0	LINT	=	1.702415E-8
+XL	=	0	XW	=	-1E-8	DWG	=	-4.211574E-9
+DWB	=	1.107719E-8	VOFF	=	-0.0948017	NFACTOR	=	2.1860065
+CIT	=	0	CDSC	=	2.4E-4	CDSCD	=	0
+CDSCB	=	0	ETA0	=	3.335516E-3	ETAB	=	6.028975E-5
+DSUB	=	0.0214781	PCLM	=	0.6602119	PDIBLC1	=	0.1605325
+PDIBLC2	=	3.287142E-3	PDIBLCB	=	-0.1	DROUT	=	0.7917811
+PSCBE1	=	6.420235E9	PSCBE2	=	4.122516E-9	PVAG	=	0.0347169
+DELTA	=	0.01	RSH	=	6.6	MOBMOD	=	1
+PRT	=	0	UTE	=	-1.5	KT1	=	-0.11
+KT1L	=	0	KT2	=	0.022	UA1	=	4.31E-9
+UB1	=	-7.61E-18	UC1	=	-5.6E-11	AT	=	3.3E4
+WL	=	0	WLN	=	1	WW	=	0
+WWN	=	1	WWL	=	0	LL	=	0
+LLN	=	1	LW	=	0	LWN	=	1
+LWL	=	0	CAPMOD	=	2	XPART	=	0.5
+CGDO	=	8.06E-10	CGSO	=	8.06E-10	CGBO	=	1E-12
+CJ	=	9.895609E-4	PB	=	0.8	MJ	=	0.3736889
+CJSW	=	2.393608E-10	PBSW	=	0.8	MJSW	=	0.1537892
+CJSWG	=	3.3E-10	PBSWG	=	0.8	MJSWG	=	0.1537892
+CF	=	0	PVTH0	=	-1.73163E-3	PRDSW	=	-1.4173554
+PK2	=	1.600729E-3	WKETA	=	1.601517E-3	LKETA	=	-3.255127E-3
+PUO	=	5.2024473	PUA	=	1.584315E-12	PUB	=	7.446142E-25
+PVSAT	=	1.686297E3	peta0	=	1.001594E-4	PKETA	=	-2.039532E-3
)								

.MODEL CM	MO	SP PMOS (LEVEL	=	49
+VERSION	=	3.1	TNOM	=	27	TOX	=	4E-9
+XJ	=	1E-7	NCH	=	4.1589E17	VTH0	=	-0.3708038
+K1	=	0.5895473	К2	=	0.0235946	KЗ	=	0
+КЗВ	=	13.8642028	WO	=	1E-6	NLX	=	1.517201E-7
+DVTOW	=	0	DVT1W	=	0	DVT2W	=	0
+DVT0	=	0.7885088	DVT1	=	0.2564577	DVT2	=	0.1
+U0	=	103.0478426	UA	=	1.049312E-9	UB	=	2.545758E-21
+UC	=	-1E-10	VSAT	=	1.645114E5	AO	=	1.627879
+AGS	=	0.3295499	в0	=	5.207699E-7	В1	=	1.370868E-6
·KETA	=	0.0296157	A1	=	0.4449009	A2	=	0.3
+RDSW	=	306.5789827	PRWG	=	0.5	PRWB	=	0.5
⊦WR	=	1	WINT	=	0	LINT	=	2.761033E-8
⊦XL	=	0	XW	=	-1E-8	DWG	=	-2.433889E-8
+DWB	=	-9.34648E-11	VOFF	=	-0.0867009	NFACTOR	=	2
+CIT	=	0	CDSC	=	2.4E-4	CDSCD	=	0
+CDSCB	=	0	eta0	=	1.018318E-3	ETAB	=	-3.206319E-4
DSUB	=	1.094521E-3	PCLM	=	1.3281073	PDIBLC1	=	2.394169E-3
-PDIBLC2	=	-3.255915E-6	PDIBLCB	=	-1E-3	DROUT	=	0
PSCBE1	=	4.881933E10	PSCBE2	=	5E-10	PVAG	=	2.0932623
-DELTA	=	0.01	RSH	=	7.5	MOBMOD	=	1
PRT	=	0	UTE	=	-1.5	KT1	=	-0.11
-KT1L	=	0	KT2	=	0.022	UA1	=	4.31E-9
⊦UB1	=	-7.61E-18	UC1	=	-5.6E-11	AT	=	3.3E4
⊦WL	=	0	WLN	=	1	WW	=	0
+WWN	=	1	WWL	=	0	LL	=	0
+LLN	=	1	LW	=	0	LWN	=	1
+LWL	=	0	CAPMOD	=	2	XPART	=	0.5
+CGDO	=	6.52E-10	CGSO	=	6.52E-10	CGBO	=	1E-12
+CJ	=	1.157423E-3	PB	=	0.8444261	MJ	=	0.4063933
+CJSW	=	1.902456E-10	PBSW	=	0.8	MJSW	=	0.3550788
+CJSWG	=	4.22E-10	PBSWG	=	0.8	MJSWG	=	0.3550788
+CF	=	0	PVTH0	=	1.4398E-3	PRDSW	=	0.5073407
+PK2	=	2.190431E-3	WKETA	=	0.0442978	LKETA	=	-2.936093E-3
+PUO	=	-0.9769623	PUA	=	-4.34529E-11	PUB	=	1E-21
+PVSAT	=	-50	PETAO	=	1.002762E-4	PKETA	=	-6.740436E-3
)								